Most field-programmable gate arrays (FPGA), and often also application-specific integrated circuits (ASIC):, could be designed far more efficiently and with fewer bug iterations at all levels. By efficiency, one should consider detected delays and the fact that we could reduce a lot of wasted time already included in our planning. The same principle applies to bugs. There are always going to be bugs in complex designs, but there are far too many.
See the full article that we wrote for Siemens EDA’s (Mentor Graphics) partner blog in October 2021.