

MODERN VHDL TESTBENCHES AN AXI-STREAM EXAMPLE, FIRST dead simple, - THEN advanced - Both as simple as possible

FPGA Conference Europe, Live Online, 6 July 2021

EmLogic.no

The Norwegian Embedded Systems and FPGA Design Centre



- Independent Design Centre for Embedded Systems and FPGA
- Established 1st of January 2021. Extreme ramp up
 - January: 1 person
 - August : \rightarrow 16 designers (SW:6, HW:1, FPGA:9) **And still growing fast...**
- Continues the legacy from



- All Bitvis technical managers are now in EmLogic
- Verification IP and Methodology provider $\bigcup \bigvee \bigvee M$
- Course provider within FPGA Design and Verification
 - Accelerating FPGA Design (Architecture, Clocking, Timing, Coding, Quality, Design for Reuse, ...)
 - Advanced VHDL Verification Made simple (Modern efficient verification using UVVM)



What is UVVM?

UVVM = Universal VHDL Verification Methodology

- Open Source Verification Library & Methodology
- Very structured infrastructure and architecture
- Significantly improves Verification Efficiency
- Assures a far better Design Quality
- Unique Reuse friendliness

3

- Recommended by Doulos for Testbench architecture
- Supported by more and more EDA vendors
- ESA projects to extend the functionality
- Extremely fast adoption by the world-wide VHDL community









UVVM – World-wide #1



Typical simple verif. scenario - a low complexity interrupt controller





5

More in UVVM Utility Library

- check_stable(), await_stable()
- clock_generator(), adjustable_clock_generator()
- random(), randomize()
- gen_pulse()
- block_flag(), unblock_flag(), await_unblock_flag()
- await_barrier()
- enable_log_msg(), disable_log_msg()
- to_string(), fill_string(), to_upper(), replace(), etc...
- normalize_and_check()
- set_log_file_name(), set_alert_file_name()
- wait_until_given_time_after_rising_edge()

• etc...



Well Documented

UVVM Utility Library - Quick Reference

Checks and awaits	S	String ha	ndling
[v_bool :=] check_value(value, [exp], alert_level, msg, [])	V	/_string	:= to_string(va
[v_bool :=] check_value_in_range(value, min_value, max_value, alert_level, msg, [])	v	_string	:= justify(val, j
check stable/target stable reg alert level mag [])	v	_string	:= fill_string(v
check_stable(target, stable_red, alert_level, msg, [])		/_string	:= to_upper(va
await_change(target, min_time, max_time, alert_level, msg, [])	v	_character	:= ascii_to_cl
await_value(target, exp, min_time, max_time, alert_level, msg, [])	V	/_int	:= char_to_as
await_stable(target, stable_req, stable_req_from, timeout, timeout_from, alert_level, msg, [])	V	_natural	:= pos_of_left
		(natural	- noe of right

1.1 Checks and awaits

Name	Parameters and examples	Description
[v_bool :=] check_value()	<pre>val(bool), [exp(bool)], alert_level, msg, [scope, [msg_id, [msg_id_panel]]] val(sl), exp(sl), [match_strictness], alert_level, msg, [scope, [radix, [format, [msg_id, [msg_id_panel]]]] val(slv), exp(slv), [match_strictness], alert_level, msg, [scope, [radix, [format, [msg_id_panel]]]]] val(u), exp(u), alert_level, msg, [scope, [radix, [format, [msg_id_panel]]]]] val(s), exp(s), alert_level, msg, [scope, [radix, [format, [msg_id_panel]]]] val(int), exp(int), alert_level, msg, [scope, [msg_id, [msg_id_panel]]]] val(real), exp(real), alert_level, msg, [scope, [msg_id, [msg_id_panel]]] val(time), exp(time), alert_level, msg, [scope, [msg_id, [msg_id_panel]]] val(time), exp(time), alert_level, msg, [scope, [msg_id, [msg_id_panel]]] Examples check_value(v_int_a, 42, WARNING, "Checking the integer"); v_check := check_value(v_slv5_a, "11100", MATCH_EXACT, ERROR, "Checking the SLV", "My Scope",</pre>	Checks if val equals exp, a values do not match. The result of the check is r called as a function. If val is of type slv, unsign arguments: - match_strictness: Specif , e.g. - radix : for the vector rep HEX_BIN_IF_INVALID. (HEX_BIN_IF_INVALID r vector contains any U, X, Z or W, - in which - format may be AS_IS or is formatted in the log.
	→F ~1/	randomize(seed1, seed2)
[tb_]error(msg, [scope])		
[tb_]failure(msg, [scope]	D	Signal generators

Data communication







UVVM Download

- UVVM The full UVVM <u>https://github.com/UVVM/UVVM</u>
 - Contains the full UVVM with everything you need
 - Utility Library, all BFMs, VVC framework, all VVCs, additional general VIP
 - All VVCs/VIP are located in dedicated libraries and directories
 - Dedicated scripts to compile all or parts
- UVVM-Light A subset of the full UVVM without VVCs <u>https://github.com/UVVM/UVVM_Light</u>
 - Contains everything you need if you do not want VVCs or Advanced VIP
 - Utility Library, all BFMs
 - Utility library and all BFMs located in one single library and directory
 - Dedicated script to compile all
 - Was provided on request from novice designers who
 - did not properly understand how to handle multiple libraries,
 - wanted fewer files and a smaller footprint
- May be Cloned directly or Downloaded as a ZIP-file Directly from Github



AXI Stream (AXIS) DUT ++



Other DUT scenarios are handled much the same way:



10



AXI-stream - BFM based TB - as simple as possible





- No test harness (for simplicity)
- Sequencer has direct access to DUT signals
 - Thus BFMs from p_main can also see the DUT signals
- Simplified UVVM
 - For simple usage
- Subset of UVVM No VVCs or VCC support
- All BFMs in the same directory and library

Only need to download from Github (clone or zip) and compile (total 5 min)



Required code for AXI-Stream BFM (Using UVVM_Light)

- Need to include library and packages in TB code:
- Define your DUT-dedicated AXI-stream record: (A must for pre-defined records)
- Define your signals: (Mandatory in any case)
- Set tkeep = '1' to the slave BFM (Must indicate some way...)

library uvvm_util; context uvvm_util.uvvm_util_context; use uvvm_util.axistream_bfm_pkg.all;

subtype t_axis is t_axistream_if(
 tdata(7 downto 0), tkeep(0 downto 0),
 tuser(0 downto 0), tstrb(0 downto 0),
 tid(0 downto 0), tdest(0 downto 0));

signal m_axis : t_axis; signal s_axis : t_axis;

```
s_axis.tkeep <= "1";
-- s axis.tkeep <= (others => '1');
```

You are now ready to write any sequence of transmit, receive or expect:

axistream_transmit	axistream_expect					
<pre>(v_byte_array, msg, clk, m_axis);</pre>	<pre>(v_exp_data(32 to 63), msg, clk, s_axis);</pre>					

• **Or local overloads** (skipping the signal parameters):

<pre>axis_transmit(v_byte_array, msg);</pre>	<pre>axis_expect(v_exp_data(32 to 63), msg);</pre>
axis_transmit((x"D0", x"D1", x"D2", x")	D3"), msg);



Resulting transcript +Debug

Note: Removed Prefix and Scope to show on a single line.

č	<pre>axistream_transmit(v_byte_array, msg, clk, m_axis);</pre>					
	ID_BFM 106.0 ns axistream_transmit(3B) => Tx DONE.					
ł	<pre>axistream_expect(v_exp_array(0 to 2), "", clk, s_axis);</pre>					
	ID_BFM 122.0 ns axistream_expect(3B)=> OK, received 3B.					

May add more info for debugging

e	enable_log_msg(ID_PACK	ET_INITIATE	E); enable_log_msg(ID_PACKET_DATA);
	ID_PACKET_INITIATE	52.0 ns	<pre>axistream_transmit(3B)=></pre>
	ID_PACKET_DATA	52.0 ns	<pre>axistream_transmit(3B)=> Tx x"00", byte# 0.</pre>
	ID_PACKET_DATA	68.0 ns	<pre>axistream_transmit(3B)=> Tx x"01", byte# 1.</pre>
	ID_PACKET_DATA	82.0 ns	<pre>axistream_transmit(3B)=> Tx x"02", byte# 2.</pre>
	ID_PACKET_COMPLETE	106.0 ns	axistream_transmit(3B)=> Tx DONE.

May add similar debugging info for data reception



Documentation BFM



avalon_st_btm_QuickRef.pdf axi_bfm_QuickRef.pdf axilite_bfm_QuickRef.pdf axistream_bfm_QuickRef.pdf B gmii_bfm_QuickRef.pdf gpio_bfm_QuickRef.pdf li2c_bfm_QuickRef.pdf internal_uvvm_guide.docx

Similar docs for all BFMs



Documentation BFM

AXI4-Stream BFM – Quick Reference

- Syntax + Overloads
- Examples
- **Explanations**

AXI4-Stream Master (see page 2 for AXI4-Stream Slave)

axistream transmit[bytes] (data array, [user_array, [strb_array, id_array, dest_array]], msg, clk, axistream_if, [scope, [msg_id_panel, [config]]])

Example (tdata'length = 16) : axistream transmit ((x"D0", x"D1", x"D2", x"D3"), (x"00", x"0A"), "Send a 4 byte packet with tuser=A at the 2nd (last) word", clk, axistream if); Example (tdata'length = 8) : axistream_transmit (x"D0", x"D1", x"D2", x"D3"), (x"00", x"00", x"00", x"00"), "Send a 4 byte packet with tuser=A at the 4th (last) word", clk, axistream if);

BFM Configuration record 't_axistream_bfm_config'

Example: axistream transmit(v data array(0 to v numByt Example: axistream_transmit(v_data_array(0 to v_numByt Example: axistream transmit(v data array(0 to v numByt Example: axistream transmit(v data array(0 to v numE

- Protocol Behaviour
- Compliance checking
- Simulation set-up

Example: axistream_transmit((v_data_array(0 to v_numByt	Record element	Туре	C_AXISTREAM_BFM_CONFIG_DEFAULT
Note! Use axistream_transmit_bytes () when using t_byte_		max_wait_cycles	integer	100
		max_wait_cycles_severity	t_alert_level	ERROR
		clock_period	time	-1 ns Defaults are fine
		clock_period_margin	time	0 ns
Configuratio		clock_margin_severity	t_alert_level	TB_ERROR
Configuratio	DU I	setup_time	time	-1 ns
- Protocol B	ehaviour	hold_time	time	-1 ns
		bfm_sync	t_bfm_sync	SYNC_ON_CLOCK_ONLY
- Compliand	ce checking	match_strictness	t_match_strictness	MATCH_EXACT
- Simulation	mulation set-up	byte_endianness	t_byte_endianness	FIRST_BYTE_LEFT
- Simulation Set-up		valid_low_at_word_num	integer	0
		valid_low_multiple_random_prob	real	0.5
		valid_low_duration	integer	0
		valid_low_max_random_duration	integer	5
		check_packet_length	boolean	false
		protocol_error_severity	t_alert_level	ERROR
		ready_low_at_word_num	integer	0
		ready_low_multiple_random_prob	real	0.5
	15 Modern VHDL	ready_low_duration	integer	0
15		ready_low_max_random_duration	integer	5
15		ready_default_value	std_logic	ʻ0'
		id_for_bfm	t_msg_id	ID_BFM

Compiling UVVM Light





avalon_st_btm_QuickKet.pdf axi_bfm_QuickRef.pdf axilite_bfm_QuickRef.pdf axistream_bfm_QuickRef.pdf gmii_bfm_QuickRef.pdf gpio_bfm_QuickRef.pdf i2c_bfm_QuickRef.pdf

R camii hfm OuickPaf adf

vsim -c -do "do ../script/compile.do ../ ."



Advanced BFM usage - in simple TB

- May utilise more of the protocol:
- May define different widths
- May configure behaviour:
 - Set maximum wait cycles
 - May set to match data exact or std_match
 - May set byte endianness (for SLV larger than data width)
 - May set to de-assert tvalid some cycles (randomly or fixed)
 - May set to de-assert tready some cycles (randomly or fixed)
 - And more...

Have enabled lots of bug detection in users' AXI stream interfaces

valid_low_at_word_num	Word index during which the Master BFM shall deassert valid while sending a packet.			
valid_low_duration	lid_low_duration Number of clock cycles to deassert valid.			
valid_low_multiple_random_prob Similar for `ready'				
valid_low_max_random_duration	a ,			

tkeep, tuser, tlast, tstrb, tid, tdest



For more advanced DUT complexity: \rightarrow Use VVCs





VVC: VHDL Verification Component



Same main architecture in every VVC

>95% same code - apart from BFM calls

→ Standard VVC internal architecture

VVC Generation

UART BFM to UART_VVC: less than 30 min (using vvc generator.py)



VVC: Easy to extend

- Easy to handle split transactions
 Easy to add local sequencers
 Easy to add checkers/monitors/etc

- Easy to handle out of order execution



VVC Advantages

- Simultaneous activity on multiple interfaces
- Encapsulated \rightarrow Reuse at all levels
- Queue \rightarrow May initiate multiple high level commands
- Local Sequencers for predefined higher level commands
- Only in UVVM VVCs:
 - UNIQUE: Control all VVCs from a single sequencer!
 - May insert delay between commands from sequencer
 → The only system to target cycle related corner cases
 - Simple handling of split transactions and out of order protocols
 - Common commands to control VVC behaviour
 - Simple synchronization of interface actions from sequencer
 - May use Broadcast and Multicast

Better Overview, Maintenance, Extensibility and Reuse

AXI-stream - VVC based TB (1)



axistream_transmit(target, data, ...);
axistream_expect(target, data, ...);

22





AXI-stream - VVC based TB (2)







Required code for AXI-Stream VVC

 Need to include core libraries and packages in code

- library uvvm_util; context uvvm_util.uvvm_util_context; library uvvm_vvc_framework; use uvvm vvc framework.ti vvc framework support pkg.all;
- Need to include AXI-Stream library and packages in code:
- Define your AXI-stream record: (A must for pre-defined records)
- Define your signals and connect: (Mandatory in any case)
- Set tkeep = '1' to the slave BFM (Must indicate some way...)

```
library bitvis_vip_axistream;
context bitvis_vip_axistream.vvc_context;
```

```
subtype t_axis is t_axistream_if(
  tdata(7 downto 0), tkeep(0 downto 0),
  tuser(0 downto 0), tstrb(0 downto 0),
  tid(0 downto 0), tdest( 0 downto 0));
```

```
signal m_axis : t_axis;
signal s_axis : t_axis;
```

```
s axis.tkeep <= (others => '1');
```

You are now ready to write any sequence of transmit, receive or expect:

axistream_transmit(AXISTREAM_VVCT,0, v_data_array, msg);

axistream_expect(AXISTREAM_VVCT,1, v_exp_array, "Expecting **** ");



Resulting transcript +Debug

Note the changing scope

<pre>axistream_transmit(AXISTREAM_VVCT,0, v_data_array, msg);</pre>					
ID_UVVM_SEND_CMD 50.0 ns TB seq.(uvvm) ->axistream_transmit(AXISTREAM_VVC,0, 512 bytes): 'TX 512B' [6]					
ID_PACKET_DATA 24202.0 ns AXISTREAM_VVC,0 axistream_transmit(512B)=> Tx x"ED", byte# 493. 'TX 512B ' [6]					
ID_PACKET_COMPLETE 24346.0 ns AXISTREAM_VVC,0 axistream_transmit(512B)=> Tx DONE. 'TX 512B ' [6]					

axistream_expect(AXISTREAM_VVCT,1, v_exp_array, "Expecting **** "); ID_UVVM_SEND_CMD 50.0 ns TB seq.(uvvm) ->axistream_expect_bytes(AXISTREAM_VVC,1, 512b): 'Expecting 512b' [7] - Plus similar additional verbosity as for Transmit - Plus for both: Debug messages when command reaches Interpreter and Executor



Documentation VVC



Similar docs for all BFMs, VVCs, UVVM and other VIP



Documentation VVC

1 VVC procedure details

Procedure			
axistream_transmitt_bytes1()	axistream_transmit[_by The axistream_transmit() commands have complet the AXI4-Stream BFM Q The axistream_transmit() 'GC_MASTER_MODE' to	vtes] (VVCT, vvc_instance_idx, data_array, [user_array]) VVC procedure adds a transmit command to the AXI4-3 ted. When the command is scheduled to run, the execution uickRef.) procedure can only be called when the AXISTREAM Vi o true.	ay, [strb_array, id_array, dest_array]], msg, [scope]) Stream VVC exe or calls the AXI4 - Syntax + Overloads - Examples - Explanations
	Examples:		
3 VVC Configuration			
Record element	Туре	C AXISTREAM BFM CONFIG DEFAULT	Description
inter_bfm_delay	t_inter_bfm_delay	C_AXISTREAM_INTER_BFM_DELAY_DEFAULT	Delay between any requested BFM accesses towards the DUT.
- BFM Config as f	or BFM	Defaults are fine	- TIME_START2START: Time from a BFM start to the next BFM start (A TB_WARNING will be issued if access takes longer than TIME_START2START). - TIME_FINISH2START: Time from a BFM end to the next BFM start.
- Additional VVC	setup		Any insert_delay() command will add to the above minimum delays, giving for instance the ability to skew the BFM starting time.
cmd_queue_count_max	natural	C_CMD_QUEUE_COUNT_MAX	Maximum pending number in command queue before queue is full. Adding additional commands will result in an ERROR.
cmd_queue_count_threshold	natural	C_CMD_QUEUE_COUNT_THRESHOLD	An alert with severity "cmd_queue_count_threshold_severity" will be issued if command queue exceeds this count. Used for early warning if command queue is almost full. Will be ignored if set to 0.
cmd_queue_count_threshold_severity	t_alert_level	C_CMD_QUEUE_COUNT_THRESHOLD_SEVERITY	Severity of alert to be initiated if exceeding cmd_queue_count_threshold
result_queue_count_max	natural	C_RESULT_QUEUE_COUNT_MAX	Maximum number of unfetched results before result_queue is full.
result _queue_count_threshold	natural	C_RESULT_QUEUE_COUNT_THRESHOLD	An alert with severity 'result_queue_count_threshold_severity' will be issued if result queue exceeds this count. Used for early warning if result queue is almost full. Will be ignored if set to 0.
result _queue_count_threshold_severity	t_alert_level	C_RESULT_QUEUE_COUNT_THRESHOLD_SEVERITY	Severity of alert to be initiated if exceeding result_queue_count_threshold
bfm_config	t_axistream_bfm_config	C_AXISTREAM_BFM_CONFIG_DEFAULT	Configuration for AXI4-Stream BFM. See quick reference for AXI4-Stream BFM
msg_id_panel	t_msg_id_panel	C_VVC_MSG_ID_PANEL_DEFAULT	VVC dedicated message ID panel. See section 16 of uvvm_vvc_framework/doc/UVVM_VVC_Framework_Essential_Mechanisms.pdf for how to use verbosity control.

shared_axistream_vvc_config(1).inter_bfm_delay.delay_in_time := 50 ns; shared_axistream_vvc_config(1).bfm_config.clock_period := 10 ns;

Compiling UVVM

🗸 📙 UVVM-master	bitvis_vip_gpio
supplementary_doc	bitvis_vip_hvvc_to_vvc_bridge
> bitvis_irqc	bitvis_vip_i2c
> bitvis_uart	bitvis_vip_rgmii
bitvis_vip_avalon_mm	bitvis_vip_sbi
> bitvis vip avalon st	bitvis_vip_scoreboard
> bitvis vip axi	bitvis_vip_spec_cov
bitvis vip axilite	bitvis_vip_spi
bitvis vin axistream	bity vip wishbone \script> vsim -c -do "compile all do"
bitvis_vip_dxist.com	script
bitvis_vip_clock_generation	uvvm_util
bitvis_vip_enor_injection	uvvm_vvc_framework
> bitvis_vip_etnemet	CHANGES.TXT
> bitvis_vip_gmii	FAQ.txt
bitvis_vip_gpio	GETTING_STARTED.md
bitvis_vip_hvvc_to_vvc_brid 60	The essiest way to compile the complete UNAM with everything (Utility Library)
> bitvis_vip_i2c	MC Enamore REMS MCc atc) is to go to the ten lovel script directory and
	we trainework, birts, wes, etc.) is to go to the top-rever script directory and
	run 'compile_all.do' inside Modelsim/Questasim/RivieraPro/ActiveHDL.



Advanced VVC usage

- May utilise more of the protocol as for BFM
- May define different widths as for BFM
- May configure behaviour as for BFM
 - E.g. to set ready low duration to random : (Same syntax for all VVCs)

shared_axistream_vvc_config(1).bfm_config.ready_low_duration := C_RANDOM;

shared_axistream_vvc_config(1).bfm_config.ready_low_duration := C_RANDOM;

- Additional VVC features
 - Parallel stimuli/checks of multiple interfaces
 - All controlled from a single sequencer (or more if wanted)
 - Queuing of commands separately on each interface
 - Delay insertion to allow skewing of interface accesses
 - Transaction info available for advanced TBs
 - Activity watchdog
 - Etc...

Advanced scoreboard-based TB







Lot's of free UVVM BFMs and VVCs

Similar to the BFMs and VVCs for AXI-stream:

- AXI4-lite
- AXI4 Full
- AXI-Stream Master + Slave
- UART Transmit and Receive
- SBI
- SPI Master and Slave
- I2C Master and Slave
- GPIO
- Avalon MM
- Avalon Stream Master and Slave
- RGMII Transmit and Receive
- GMII Transmit and Receive
- Ethernet Transmit and Receive
- Wishbone
- Clock Generator
- Error Injector

All:

- Free
- Open Source
- Well documented
- Example Testbenches

The largest collection of Free & Open Source VHDL Interface Models



The newer stuff

- ESA Extensions in ESA-UVVM-1
 - Scoreboarding
 - Monitors
 - Controlling randomisation and functional coverage
 - Error injection (Brute force and Protocol aware)
 - Local sequencers
 - Controlling property checkers
 - Watchdog (Simple and Activity based)
 - Transaction info
 - Hierarchical VVCs And Scoreboards for these
 - Specification Coverage (Requirement/test coverage)
- Other general improvements
 - All Testbenches and Documentation sources made available
 - Lots of new and improved functionality in UVVM, BFMs and VVCs
 - New VVCS:Full AXI, Wishbone, GMII, RGMII, Ethernet
- Significant extensions coming in Q3 and Q4



ESA is helping VHDL designers speed up FPGA and ASIC development and improve their product quality!





Pick and choose

Pick **any** Utility Library functionality: (from these plus more)

	log() ale		alert() error()		<pre>manual_check()</pre>			
check_value()			<pre>check_stable() await_</pre>			_stable()		
<pre>await_change() await_value() check_value_in_range()</pre>)		
random() randomiz			≘()	report	_***()		enable_log_r	msg()
	<pre>justify()</pre>	fill	_string() to	o_uppe	r()	replace()	
	clock_genera	tor()	await	_unblo	ck_fla	g()	await_barr	ier()

Pick any BFM - with any cmd

AXI4-lite	C	GPIO	S	BI	SPI	UART	GMII	
RGMII	AVALON		AXI4-stream		I2C	AVALON stream		
<pre>*_write()</pre>		*_check()		<pre>*_transmit()</pre>		*_rece	ive()	



Added after presentation

Courses

Advanced VHDL Verification – Made simple

Munich 26-28 October

Accellerating FPGA and Digital ASIC Design

- Munich 10-11 November
- More courses on demand/request
 - On-site, online, public. In Europe and outside Europe
 - May adapt or combine courses to your needs

<u>Design</u>

- Design Architecture & Structure
- Clock Domain Crossing
- Coding and General Digital Design
- Reuse and Design for Reuse
- Timing Closure
- Quality Assurance at the right level
- Faster and safer design

Verification

- Verification Architecture & Structure
- Self checking testbenches
- BFMs How to use and make
- Checking values, time aspects, etc
- Verification components
- Advanced Verif: Scoreboard, Models, etc
- State-of-the-art verification methodology

https://emlogic.no/courses/



Summary

Huge improvement potential for more structured FPGA verification







Thanks for your attention

Community contributions to UVVM are very welcome... Please let me know if this would be possible et@emlogic.no

The Norwegian Embedded Systems and FPGA Design Centre