

# UVVM – An introduction to the world's #1 VHDL verification methodology

FPGA Conference Europe, 5 July 2022

EmLogic.no

The Norwegian Embedded Systems and FPGA Design Centre



- Independent Design Centre for Embedded Systems and FPGA
- Established 1<sup>st</sup> of January 2021. Extreme ramp up
  - January 2021: 1 person
  - July 2022:  $\rightarrow$  23 designers (SW:8, HW:3, FPGA:10) **And still growing...**
- Continues the legacy from bitvis
  - All previous Bitvis technical managers are now in EmLogic
- Verification IP and Methodology provider UVVM
- Course provider within FPGA Design and Verification
  - Accelerating FPGA Design (Architecture, Clocking, Timing, Coding, Quality, Design for Reuse, ...)
  - Advanced VHDL Verification Made simple (Modern efficient verification using UVVM)
- A potential partner for ESA projects for European companies
  - Increased opportunities due to Norway's low geo return



### "Be afraid, be very afraid"

- 'The Design Warrior's Guide to FPGAs' (by Clive "Max" Maxfield):
  - "SW designers look at other code with horror"
  - "RTL sets new standards for awfulness"
  - "The majority of designs are almost unintelligible to another designer"
  - My experience: RTL is heaven compared to testbenches...







*3* UVVM - An intro to world's #1 verif. meth.

# Quality and Efficiency



Solution:

Architecture

Simplicity - where needed the most

Major Challenge:

**Awareness** 

➔ Prioritise the reader at all times

#### UVVM targets all of this



### What is UVVM?

UVVM = Universal VHDL Verification Methodology

- VHDL Verification Library & Methodology
- Free and Open Source
- Very structured infrastructure and architecture
- Significantly improves Verification Efficiency
- Assures a far better Design Quality
- Recommended by Doulos for Testbench architecture
- ESA projects to extend the functionality
- IEEE Standards Association Open source project
- Included with various simulators
- Runs on GHDL



20



IEEE S/

SIEMENS Mentor

DOULOS







### The main architectural needs for TBs

- Depending on DUT complexity there are various architecture options, needs and levels
- But- there are mainly two main architectural approaches
- 1. No need to handle simultaneous activity on multiple interfaces
  - For DUT with no contention issues, no cycle related corner cases, etc
  - → Need only a simple TB with a single test sequencer process (using procedures and functions as needed, called from this process)
  - Including simple extension on this with no complex cycle related corner cases
    - E.g. Additional processes to apply and fetch data for a simple data flow DUT
- 2. Need to control and/or check multiple interfaces simultaneously
  - DUT has potential cycle related corner cases that need to be checked
  - → Need to run multiple threads (entities and/or processes) simultaneously



# Example on test sequencer code and transcript/log



7 UVVM - An intro to world's #1 verif. meth.

**A** EmLogic

#### UVVM Utility Library for simple **and** advanced testbenches

- check\_stable(), await\_stable()
- clock\_generator(), adjustable\_clock\_generator()
- random(), randomize()
- gen\_pulse()
- block\_flag(), unblock\_flag(), await\_unblock\_flag()
- await\_barrier()
- enable\_log\_msg(), disable\_log\_msg()
- to\_string(), fill\_string(), to\_upper(), replace(), etc...
- normalize\_and\_check()
- set\_log\_file\_name(), set\_alert\_file\_name()
- wait\_until\_given\_time\_after\_rising\_edge()

• etc...



#### AXI-stream - BFM based TB



- No test harness (for simplicity)
- Sequencer has direct access to DUT signals
  - Thus BFMs from p\_main can also see the DUT signals
- BFMs are sequential procedures running in sequence in p\_main.



#### Resulting transcript +Debug

Note: Removed Prefix and Scope to show on a single line.



May add more info for debugging						
<pre>enable_log_msg(ID_PACKET_INITIATE); enable_log_msg(ID_PACKET_DATA);</pre>						
	ID_PACKET_INITIATE	52.0 ns	<pre>axistream_transmit(3B) =&gt;</pre>			
	ID_PACKET_DATA	52.0 ns	<pre>axistream_transmit(3B)=&gt; Tx x"00", byte# 0.</pre>			
	ID_PACKET_DATA	68.0 ns	<pre>axistream_transmit(3B)=&gt; Tx x"01", byte# 1.</pre>			
	ID_PACKET_DATA	82.0 ns	<pre>axistream_transmit(3B)=&gt; Tx x"02", byte# 2.</pre>			
	ID_PACKET_COMPLETE	106.0 ns	<pre>axistream_transmit(3B) =&gt; Tx DONE.</pre>			

May add similar debugging info for data reception



### Advanced BFM usage - in simple TB

- May utilise more of the protocol:
- May define different widths
- May configure behaviour:
  - Set maximum wait cycles
  - May set to match data exact or std\_match
  - May set byte endianness (for SLV larger than data width)
  - May set to de-assert tvalid some cycles (randomly or fixed)
  - May set to de-assert tready some cycles (randomly or fixed)
  - And more...

#### Have enabled lots of bug detection in users' AXI stream interfaces

valid_low_at_word_num	Word index during which the Master BFM shall deassert valid while sending a packet.		
valid_low_duration	_low_duration Number of clock cycles to deassert valid.		
valid_low_multiple_random_prob valid_low_max_random_duration Similar for `ready'			

11 UVVM - An intro to world's #1 verif. meth.

tkeep, tuser, tlast, tstrb, tid, tdest



# What if we need to check the DUT for simultaneous activity?



- BFMs are great for simple testbenches
   Dedicated procedures in a simple package
   Just reference and call from a process
- BUT
  - A process can only do one thing at a time
  - Either execute that BFM
  - Or execute another BFM
  - <u>Or</u> do something else

- To do more than one thing:
  - → Need multiple "threads"
  - → Could use multiple processes Need inter process communication
  - $\rightarrow$  Leads to chaos as for design
- → Need an entity (or component) (VC = Verification Component)
- → Need a defined protocol



## VVC: VHDL Verification Component





### AXI-stream - VVC based TB (1)



axistream\_transmit(target, data, ...);
axistream\_expect(target, data, ...);





#### VVC: Easy to extend & modify

- Easy to add local sequencers
- Easy to add checkers/monitors/etc



Checkers are better included as parallel processes. VVC architecture allows simple inclusion and control

#### VVCs: Extended

- Easy to handle split transactions
- Easy to handle out of order execution



→ Allows overview to be kept – for something that normally creates chaos...

## VVC Advantages

**Due to:** - VVC architecture - TB architecture - Command structure

- Simultaneous activity on multiple interfaces
- Encapsulated  $\rightarrow$  Reuse at all levels
- Queue  $\rightarrow$  May initiate multiple high level commands
- Local Sequencers for predefined higher level commands

#### Only in UVVM VVCs:

- UNIQUE: Control all VVCs from a single sequencer!
- May insert delay between commands from sequencer
   → The only system to target cycle related corner cases
- Simple handling of split transactions and out of order protocols
- Common commands to control VVC behaviour
- Simple synchronization of interface actions from sequencer
- May use Broadcast and Multicast

#### Better Overview, Maintenance, Extensibility and Reuse



VVCs: Too advanced???



Advanced functionality is great when needed, but what if not???

- If using an existing VVC, just ignore it. Use it out of the box without the extras.
- If making your own VVC, don't include the advanced stuff
   Skip it in the VVC generator, or don't include it if you copy the architecture.



# Simplicity where needed the most



#### **Totalt Workload percentages for various scenarios**

Project A		
Project B	<ul> <li>The most important to simplify</li> <li>Especially for medium to complex DUTs</li> </ul>	
Project C		
Project D		

Not investing in a good architecture  $\rightarrow$  Test sequencer time may increase a lot



## Lots of free UVVM BFMs and VVCs

- AXI4-lite
- AXI4 Full
- AXI-Stream Transmit and Receive
- UART Transmit and Receive
- SBI
- SPI Transmit and Receive
- I2C Transmit and Receive
- GPIO
- Avalon MM
- Avalon Stream Transmit and Receive
- RGMII Transmit and Receive
- GMII Transmit and Receive
- Ethernet Transmit and Receive
- Wishbone
- Clock Generator
- Error Injector

#### All:

- Free
- Open Source
- Well documented
- Example Testbenches

The largest collection of VHDL Interface Models

#### VVC: VHDL Verif. Comps.

- Includes the corresponding BFM Allows:

- Simultaneous interface handling
- Synchronization of interfaces
- Skewing between interfaces
- Additional protocol checkers
- Local sequencers
- Activity detection
- Simple reuse between projects



#### Advanced scoreboard-based TB





# Watchdogs





Watchdogs allow a simpler test sequencer and better overview



#### A good architecture allows better understanding at all levels



Simplification | for VVCs from different users will work together

#### Users know how VVCs behave and how any test harness will work



# The full picture (1)

Is this too much? Too many VIP components? Too much structure?





# The full picture (2)

VVCs are needed to check multiple interfaces simultaneously





# The full picture (3)

#### Removing VIPs →

Putting Wahret filinvetionsality lifty tesis Bequencer

- only very unstructured, less overview, not maintainable, not very reusable



Debugging is much easier with a good architecture (25% of development, acc. to Wilson Research 2020 survey)



#### Testbench examples?

- Available as example testbenches:
  - Demo TBs from main **UVVM** repo on Github:
    - UART, Ethernet, IRQC, Scoreboard, Error injector, Spec\_cov
  - Maintenance TBs from **UVVM\_Supplementary** on Github:
    - All VIPs
- May use examples as starting point for your TBs



#### The three main development areas for adv. TBs vs structure and efficiency evaluations

#### The central sequencer

- Always by far the most time consuming
- Massively simplified (cmd + sync)
- Even a SW designer can read it and write it
- Any number of VVCs easily controlled
- Huge time saving where it matters the most



#### **Test harness**

- Dead simple
- Anyone can understand it
- Anyone can understand the interaction

#### **Verification Components**

- More complex than just a BFM or a simple model (Unit with BFM)
- Far more functionality

   (common cmds +q +synchronization +multi/broadcast +skewing +trans.info +checkers ++++)
- Simplifies complex protocols significantly (BFM++)
- Allows really simple test harness
- Yields a huge improvement for testcase writers
- Significantly saves total verif time
- 30 min from BFM to VVC!!!



#### Keeping the overview

- May use any number of VVCs
- May use any number of instances of each VVC type
- May control them all simultaneously and also control command delays
- May control all from a single test sequencer (or two or more)
- Get total overview by looking at one file (process) of sequential commands only





#### UVVM – World-wide #1

#### FPGA Verification Methodologies, world-wide, all languages



# UVVM enables Quality and Efficiency



#### Huge improvement potential in most projects

Save 100-1000 hours in low-medium complexity projects	+ TTM + MTBF	
Save 500-3000 hours in medium to high complexity projects	+ LCC	





### Other presentations and tutorials

- 09:45 today: Presentation
   UVVM Enhanced Randomisation and Functional Coverage and how this will help you make a better VHDL testbenches
- 09:00 10:30 tomorrow: Tutorial Making a structured VHDL testbench – for beginners
- 11:15 12:45 tomorrow: Tutorial Making an advanced testbench using models, scoreboards, verification components, high-level transactions and more

See also <u>https://emlogic.no/courses/</u> for our courses

4-6 October, Germany, Frankfurt ? : 3-day VHDL Verification & UVVM

8-9 November, Germany, Frankfurt ? : 2-day FPGA and Digital ASIC Design



# Thank you for attending

#### UVVM enables Quality and Efficiency



Huge improvement potential in most projects				
Save 100-1000 hours in low-medium complexity projects	+ TTM + MTBF			
Save 500-3000 hours in medium to high complexity projects	+ LCC			

