Fastest growing FPGA verification methodology world-wide
We had seen for several years already that UVVM was growing very fast, and all statistics were indicating that UVVM was the fastest growing FPGA verification methodology world-wide, but we had no hard evidence. But then in September, the ‘The 2020 Wilson Research Group Functional Verification Study’ was published – showing that UVVM was indeed by far the fastest growing FPGA verification methodology world-wide – even independent of HDL. UVVM was now also the most used FPGA VHDL verification methodology world-wide. But let’s start from the beginning of 2020.
Note: All the figures below link directly to the articles.
February: Releasing GMII, RGMII & Avalon Stream VIP
May: New great functionality: Specification Coverage
June: Releasing Ethernet and Hierarchical VVCs
September: Releasing all internal testbenches and doc. sources
October: Releasing a full AXI verification model (BFM/VVC)
Late October: UVVM officially world-wide #1
2020: A great year for UVVM
So in short, UVVM has had a great year in 2020, with lots of totally new functionality and new BFMs and VVCs. This has of course all contributed to UVVM now being the most popular VHDL verification and library world-wide, and also the fastest growing.
UVVM in 2021
We are now looking forward to develop UVVM even further, with new functionality and new BFMs and VVCs. Our project with ESA will continue to make UVVM even more useful for the VHDL community. And hopefully, with all the UVVM VVCs and BFMs made in different companies, we will see the start of community sharing of UVVM compatible VIP. We expect 2021 to be another great year for UVVM and the VHDL community 🙂
Strøket 3, Asker, Norway