FPGA - EmLogic AS

FPGA & ASIC

Digital Design and Verification services

We do both FPGA and Digital ASIC development for customers.

From a Digital Design and Verification point of view, there is not much difference between FPGA and ASIC for front-end design.

We aim to excel at all the important aspects of FPGA and ASIC design.

EmLogic is the Leading FPGA Design Centre
in Norway and Scandinavia

The really important factors for High Quality and Fast Development

Some development aspects are far more important than anything else when developing an FPGA or an ASIC. In fact, – if these aspects are not handled properly you risk a significant quality and efficiency penalty.

Lots of problems can easily result in 20 – 30% additional development time and a few more iterations in the lab, but if you don’t handle the critical aspects properly, you could risk spending 2 times or even 3 times the expected FPGA development time, have an unstable product, and waste a lot of time for HW and SW designers as well.

This is why we have made dedicated courses for both Design and Verification, and run these internally for new designers – as well as repeating the most important and complex issues from time to time.

Design Architecture

A good architecture all the way down leads to much faster and safer design. As a bonus you get a smaller and less power consuming design that is also faster and easier to verify.

Design & Specification coverage

Code coverage, Functional coverage and Specification coverage are all important for good quality, but covering Design Corner cases is also critically important.

Digital Design Pitfalls

FPGA design is Digital Design and not software programming. It is critically important with a deep understanding of Resets, Clocks, Clock domain crossing and the FPGA architecture.

Verification Architecture & Test Sequencer simplicity

A good testbench architecture is almost as important for verification as it is for Design, and easily understandable test sequencers are critical. UVVM is a great starting point.

The mission is to help our customers

Our flexiblity allow us to take on:

Any assignment size (One day to several man-years)
Complete FPGA or just a module
Design, Verification, or both
Complete project or a part of your team
Walkthrough and Review
Tech lead or Project manager
Mentor or sparring partner is also an option

FPGA Technology Providers

We have experience with most FPGA technology providers, and we can also recommend technologies based on your needs. We have a huge competence on FPGA design – with lots of really experienced designers.

Design and Verification Languages

VHDL is used 50% world-wide and around 90% in Europe for FPGA develoment. This is why we invest quite a bit of time in methodology and tools for VHDL design and verification. We also have experience with Verilog and SystemVerilog, which is typically used for ASIC design. ASIC verification is more mature and standardised - typically using UVM.

Simulation and Verification

For FPGA VHDL verification, we use UVVM which is now the world’s number one VHDL verification methodology. UVVM is free and open source and tool agnostic. It will run on any simulator supporting VHDL 2008. UVVM was in fact created and architected by us. We work closely with both Siemens/Mentor and Aldec - with webinars and integration of UVVM into their tools.

Things we can help with

General improvements

Digital Design Course

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Verification Course

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Methodology & Development process

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Competence improvement

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Reuse and Design for Reuse

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

IP development

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Development aspects

Design and Architecture

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Duis volutpat arcu a auctor molestie. Sed quam mi, efficitur eget lorem maximus, congue rutrum dui. Vivamus augue velit, ultrices nec dignissim.

Verification and Architecture

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

High Level Design

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

System-on-Chip (SoC/SoPC)

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Synthesis + P&R

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Low power design

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Safety and Mission criticals

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

UVVM

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Security

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Signal processing

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Pitfall prevention

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Resource optimalisation

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Scripting

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Integration/lab test

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Preparations and Support

Concept and Feasibility

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Specification

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Technology evaluation

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Risk Analysis and Planning

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Sparring partner

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Walkthrough and Review

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Verification/test plan

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

HW - FPGA integration

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

SW - FPGA integration

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

Regression testing

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Tincidunt fames diam metus integer pulvinar non, mauris quisque. Volutpat elit vitae praesent sed nulla quis ac. Sit ut fames pretium sem metus id ipsum mauris. Feugiat vel in tempor integer. Consequat, ut eu arcu interdum feugiat convallis sed massa.

FPGA & ASIC

Digital Design and Verification services

EmLogic is the Leading FPGA Design Centre
in Norway and Scandinavia