Course registration

Accelerating FPGA and Digital ASIC Design

Notice!

If you received an invitation to this course from one of our course partners, please register via them (unless you have been told otherwise).

Information

See course description for more info on contents, agenda, etc.

Seating

Seating is limited, and priority will be given based on time of registration.