How to avoid delays in FPGA and ASIC projectsMore Efficient and better Quality FPGA and ASIC design with a good Architecture