Designing FSMs in VHDL